🔗 Permalink

Patent application title:

Open loop DC control for a transimpedance feedback amplifier

Publication number:

Publication date:

2008-11-11

Application number:

11/206,384

Filed date:

2005-08-17

✅ Patent granted

Patent number:

US 7,449,958 B1

Grant date:

2008-11-11

PCT filing:

PCT publication:

Examiner:

Robert J. Pascal | Krista M Flanagan

Adjusted expiration:

2026-02-12

Abstract:

A transimpedance amplifier having open-loop DC control is provided. The open-loop feedback control may provide a DC bias that is configurable based on the characteristics of an input device, such as, a photodiode or a magnetoresistor. The open-loop feedback control may provide quick recovery from voltage level variations and may provide stability for the amplifier.

Inventors:

Thart Fah Voo 48 🇸🇬 Singapore, Singapore

Assignee:

Marvell International Ltd. 362 Bermuda

Interested in similar patents?

Get notified when new applications in this technology area are published.

Create Free Alert

Classification:

H03F3/04 IPC

Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only

Description

BACKGROUND OF THE INVENTION

This invention relates to a transimpedance amplifier having open-loop DC control.

Transimpedance amplifiers, also commonly referred to as current-to-voltage converters, are frequently used to amplify input signals from sensors, such as, a photodiodes or a magnetoresistors. Transimpedance amplifiers provide high gain while also providing fast response times. The transimpedance amplifier must be properly DC biased to maintain the sensor biased at a proper DC operating level.

A feedback amplifier may be necessary to maintain the DC levels of the transimpedance amplifier at an appropriate voltage level. Closed-loop feedback amplifiers are often used to maintain the DC voltage levels, however, closed-loop feedback amplifiers may be prone to feedback delays or instability.

In view of the forgoing, it would be desirable to provide a transimpedance amplifier having open-loop DC control.

SUMMARY OF THE INVENTION

These and other objects of the invention are provided by a transimpedance feedback amplifier having open-loop DC control.

The open-loop feedback control may provide a DC bias that is configurable based on the characteristics of the input device. The open-loop feedback control may provide quick recovery from voltage level variations and may provide stability for the amplifier.

Further features of the invention, its nature and various advantages, will be more apparent from the accompanying drawings and the following detailed description of the preferred embodiments.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a simplified diagram of a transimpedance feedback amplifier having open-loop DC control in accordance with some aspects of the present invention.

FIG. 2 shows a simplified diagram of another transimpedance feedback amplifier having open-loop DC control in accordance with some aspects of the present invention.

FIG. 3 shows a more detailed simplified diagram of a transimpedance feedback amplifier having open-loop DC control in accordance with some aspects of the present invention.

FIG. 4 shows a simplified diagram of a differential transimpedance feedback amplifier having open-loop DC control in accordance with some aspects of the present invention.

DETAILED DESCRIPTION

FIG. 1 shows transimpedance feedback amplifier 100 with open-loop DC control in accordance with some aspects of the present invention. Transimpedance feedback amplifier 100 contains amplifier stage 110 and open-loop DC control stage 120. Amplifier stage 110 is AC coupled to V_IN, the output of input device 105, which may be biased by bias current I_BIAS. Input device 105 may be, for example, a photodiode or a magnetoresistor. AC coupling input capacitor C_INis connected to V_INand amplifier 107. The output of amplifier 107 is connected to series capacitor C₁. In some embodiments of the present invention, C₁may be a small capacitor (e.g., approximately five picofarads). The gate of transistor M1 is connected to the output of series capacitor C₁. The drain of transistor M₁is connected to the power supply V_DD. Current source I_M1is connected between the source of transistor M1 and ground. The source of transistor M₁also provides DC feedback to input node V_INthrough feedback resistor R_F. In the present embodiment of the invention, the output of transimpedance feedback amplifier 100, V_OUTmay be taken from the source of transistor M₁. Alternatively, the output voltage may be taken from node V₁. While in the present embodiment MOS transistors are used, it should be understood that BJT transistors may also be used in accordance with the present invention.

During operation of transimpedance feedback amplifier 100, amplifier stage 110 amplifies the high-frequency components of the input signal V_IN. The low-frequency cutoff of the amplifier is set by the capacitances of capacitors C_INand C₁, the input impedance of amplifier 107, and the resistance of resistor R₂.

Open-loop DC control stage 120 is DC coupled to the gate voltage of transistor M1. Open-loop DC control stage 120 contains resistor R₂, transistor M2, voltage buffer 122, switch 124, and variable current source I_M2. The gate-source voltages of transistors M1 and M2 may be substantially equal when the magnitudes of I_M1and M1 are in proportion to the magnitudes I_M2and M2. For example, the magnitudes of I_M1and M1 may be a tenth of the magnitude of I_M2and M2. Because open-loop DC control stage 120 does not receive feedback from amplifier stage 110, DC control stage 120 may be very stable and may recover quickly from variations in the DC voltage level.

After transimpedance feedback amplifier 100 is properly biased, the DC voltage level of V_INis approximately equal to the DC voltage level of V_OUTand the current flowing through feedback resistor R_Fis minimized. The current generated by current source I_M2may be adjusted to change the DC voltage level of V_OUTin order to set V_OUTapproximately equal to any suitable DC voltage level of V_IN.

Voltage buffer 122 may allow voltage V₂to drive capacitor C₁through resistor R₂. During fast switching of transimpedance feedback amplifier 100 a control signal (not shown) may cause switch 124 to short-circuit resistor R₂, which may allow voltage buffer 122 to directly drive capacitor C₁to quickly charge the capacitor. For example, when transimpedance amplifier 100 is turned on, capacitor C₁needs to be charged to an appropriate DC voltage level before the circuit can operate properly.

FIG. 2 shows transimpedance feedback amplifier 200 in accordance with some aspects of the present invention. Transimpedance feedback amplifier 200 operates in a similar manner as transimpedance feedback amplifier 100. Transimpedance feedback amplifier 200 uses constant current source I_M2′ in addition to programmable offset amplifier 230, within open-loop DC control stage 220, to adjust the DC voltage level instead of using variable current source I_M2. Programmable offset amplifier 230 may be set to provide and offset voltage approximately equal to the DC voltage level of V_IN. Programmable offset amplifier 230 allows V_OUTto be set to approximately the same voltage level as V_IN.

FIG. 3 shows transimpedance feedback amplifier 300 including a more detailed embodiment of programmable offset amplifier 230. Programmable offset amplifier 230 contains an amplifier, transistor M3, resistors R_A1and R_A2, and variable current source I_M3. The offset voltage of programmable offset amplifier 230 may be adjusted by variable current source I_M3. Adjusting variable current source I_M3based on the characteristics of input device 105 may permit open-loop DC control stage 220 to maintain proper DC bias of transimpedance feedback amplifier 200.

FIG. 4 shows differential transimpedance feedback amplifier 400 in accordance with some aspects of the present invention. Differential transimpedance feedback amplifier 400 is a differential version of transimpedance feedback amplifier 200 and operates in a substantially similar manner as transimpedance feedback amplifier 200. Differential transimpedance feedback amplifier 400 may be powered by positive and negative power supplies V_DDand V_SSand may provide differential outputs V_OPand V_ONusing DC bias voltages V_1Pand V_1N. Differential transimpedance feedback amplifier 400 also includes current sources I_BIASP, I_BIASN, I_M1P, I_M1N, I_M3, I_B1, resistors R_F1, R_F2, R_2P, and R_2N, capacitors C_IN1, C_IN2, C₁, and C₂, buffers 122P and 122N, and transistors 124P and 124N, which all operate in a substantially similar manner to their counterparts in transimpedance feedback amplifier 200.

Thus it is seen that a transimpedance feedback amplifier having open-loop DC control has been provided. It will be understood that the foregoing is only illustrative of the principles of the invention, and that the invention can be practiced by other than the described embodiments, which are presented for purposes of illustration and not of limitation, and the present invention is limited only by the claims which follow.

Claims

What is claimed is:

1. Control circuit for a transimpedance feedback amplifier, comprising:

an input device;

a transimpedance feedback amplifier in AC communication with the input device, operative to generate an output signal; and

an open-loop DC control circuit in DC communication with the transimpedance feedback amplifier operative to provide a DC bias voltage to the transimpedance feedback amplifier, wherein the DC bias voltage is substantially equal to a DC voltage of the input device, wherein the transimpedance feedback amplifier comprises a differential amplifier and the open-loop DC control circuit provides differential DC bias voltages to the transimpedance feedback amplifier.

2. Control circuit for a transimpedance feedback amplifier, comprising:

an input device;

a transimpedance feedback amplifier in AC communication with the input device, operative to generate an output signal;

a variable current source;

a first transistor having first and second terminals and a control terminal, wherein the variable current source is in communication with the first terminal and the control terminal of the first transistor; and

a resistance in communication with the first and control terminals of the first transistor and the transimpedance feedback amplifier.

3. The control circuit of claim 2 wherein varying the variable current source varies the DC bias voltage.

4. Control circuit for a transimpedance feedback amplifier, comprising:

an input device;

a transimpedance feedback amplifier in AC communication with the input device, operative to generate an output signal;

a current source;

a first transistor having first and second terminals and a control terminal, wherein the current source is in communication with the first and control terminals of the first transistor;

a variable offset amplifier having an input in communication with the first and control terminals of the first transistor; and

a resistance in communication with an output of the variable offset amplifier and the transimpedance feedback amplifier.

5. The control circuit of claim 4 wherein varying the variable offset amplifier varies the DC bias voltage.

6. The control circuit of claim 4

wherein the variable offset amplifier comprises:

a variable current source;

a second transistor having first and second terminals and a control terminal, wherein the second terminal is the output of the variable offset amplifier;

a first resistance and a second resistance arranged in series between the second terminal of the second transistor and the variable current source; and

an op-amp, wherein the inverting input of the op-amp is arranged between the first resistance and the second resistance, the output of the op-amp is in communication with the control terminal of the second transistor, and the non-inverting input is the input of the variable offset amplifier input.

7. The control circuit of claim 1 wherein the input device is selected from a group consisting of a photodiode and a magnetoresistor.

8. Control circuit for an amplifier, comprising:

input means for receiving an input;

amplifying means in AC communication with the input means, operative to generate an output; and

open-loop DC control means in DC communication with the amplifying means, operative to provide a DC bias voltage to the amplifying means, wherein the DC bias voltage is substantially equal to a DC voltage of the input means and wherein the amplifying means comprises differential amplifying means and the open-loop DC control means provides differential DC bias voltages to the amplifying means.

9. Control circuit for an amplifier, comprising:

input means for receiving an input;

amplifying means in AC communication with the input means, operative to generate an output;

open-loop DC control means in DC communication with the amplifying means, operative to provide a DC bias voltage to the amplifying means, wherein the open-loop DC control means comprises:

variable current means for providing a variable current;

a first transistor having first and second terminals and a control terminal, wherein the variable means is in communication with the first and control terminals of the first transistor; and

resistance means arranged between the first and control terminals of the first transistor and the amplifying means.

10. The control circuit of claim 9 wherein varying the variable current means varies the DC bias voltage.

11. Control circuit for an amplifier, comprising:

input means for receiving an input;

amplifying means in AC communication with the input means, operative to generate an output;

open-loop DC control means in DC communication with the amplifying means, operative to provide a DC bias voltage to the amplifying means, wherein the open-loop DC control means comprises:

current means for providing current;

first transistor having first and second terminals and a control terminal, wherein the current means is in communication with the first terminal and the control terminal of the first transistor;

variable offset amplifying means having input means in communication with the second and control terminals of the first transistor; and

resistance means arranged between output mean of the variable offset amplifying means and the amplifying means.

12. The control circuit of claim 11 wherein varying the variable offset amplifying means varies the DC bias voltage.

13. The control circuit of claim 11 wherein the variable offset amplifying means comprises:

variable current means for providing variable current;

a second transistor having first and second terminals and a control terminal, wherein the second terminal is the output means for the variable offset amplifying means;

first and second resistance means arranged in series between the second terminal of the second transistor and the variable current means; and

operational amplifying means, wherein the inverting input of the operational amplifying means is arranged between the first and second resistance means, the output of the operational amplifying means is in communication with the control terminal of the second transistor, and the non-inverting input of the operational amplifying means is the input means of the variable offset amplifier input.

14. The control circuit of claim 8 wherein the input means is selected from a group consisting of photodetection means and magnetodetection means.

15. A method for providing a control circuit for a transimpedance feedback amplifier, comprising:

providing input to an input device;

AC coupling a transimpedance feedback amplifier to the input device;

generating an output signal using the transimpedance feedback amplifier;

DC coupling an open-loop DC control circuit to the transimpedance feedback amplifier;

generating a DC bias voltage using the open-loop DC control circuit;

providing the DC bias voltage to the transimpedance feedback amplifier, wherein the DC bias voltage is substantially equal to a DC voltage of the input device; and

varying a variable current source in the open-loop DC control circuit to vary the DC bias voltage.

16. The method of claim 15 wherein the input device is selected from a group consisting of a photodiode and a magnetoresistor.

Resources