Common-mode detection with magnetic bypass

Description

TECHNICAL FIELD

The disclosure herein relates to electronic communications, and more particularly to mitigating interference in signals transmitted over communication channels.

BACKGROUND

High-speed Ethernet systems such as 10 GBASE-T provide a convenient way to transfer data across existing cable infrastructures. FIG. 1 illustrates one end of a typical Ethernet system 100 that includes a linecard or other mounting structure 102 that receives one or more Ethernet cables 104. The cables plug into a connector interface 106 that provides magnetic isolation and electrostatic discharge (ESD) protection for plural Ethernet transceivers 108. A host computer 110 interfaces with the transceiver circuitry through a serial interface 112.

Due to the high speed of data transfer and the marginal quality of the existing infrastructure cabling, high-speed Ethernet systems are often susceptible to various sources of noise, including radio-frequency interference (RFI) noise. The transceiver circuits are also susceptible to cable discharge events (CDE). These events are generally static discharges that occur as an Ethernet cable is plugged into or comes into close proximity with a corresponding connector.

FIG. 2 illustrates one proposal for handling the problems noted above. A connector interface module 202 (corresponding to the interface 106 of FIG. 1) employs a magnetic package that includes plural transformer circuits 204A-204D that each couple to a respective twisted pair differential Ethernet channel. This effectively isolates each transceiver from CDE events. Termination circuitry 206 provides matching termination impedances for each of the channels. One of the differential channels is tapped for sensing a common-mode signal across a termination resistor, and the common-mode signal is fed into a dedicated transformer circuit 208 via a common-mode detection path 210. The transceiver circuits access the detected common-mode signal and derive a value indicating a level of RFI noise associated with the common-mode signal. Filter circuitry compensates for the noise based on the derived value.

While the separate common-mode channel architecture works well for its intended applications, a separate transformer circuit is utilized, thereby increasing the cost associated with the magnetic package. Accordingly, what is needed is a system and associated method that minimizes cost associated with the magnetic package, yet still provides the capability to cancel the RFI.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the disclosure are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

FIG. 1 illustrates a conventional high-speed Ethernet system;

FIG. 2 illustrates one embodiment of a conventional magnetic package that provides a separate transformer for a common-mode path;

FIG. 3 illustrates one embodiment of a common-mode detection circuit that employs a path to bypass a magnetic package;

FIG. 4 illustrates one embodiment of a transceiver circuit;

FIG. 5 illustrates a flow diagram illustrating a method of providing a common-mode signal to an Ethernet transceiver circuit;

FIG. 6 illustrates an alternative embodiment of a common-mode detection circuit similar to the circuit of FIG. 3; and

FIG. 7 illustrates a further embodiment of a common-mode detection circuit similar to the circuit of FIG. 6.

DETAILED DESCRIPTION

Embodiments of an Ethernet cable connection system are disclosed. In one embodiment, the system includes a magnetic package having a line interface to couple to a plurality of Ethernet line conductors, and a PHY interface to couple to a plurality of transceiver circuits corresponding to the line conductors. The magnetic package is operable to isolate the line conductors from the corresponding transceiver circuits. The system also includes a termination impedance network and a common-mode detection circuit. The termination impedance network is coupled to the magnetic package line interface. The common-mode detection circuit includes a sense impedance coupled to the termination impedance network that is operable to detect a common-mode signal associated with at least one of the plurality of Ethernet line conductors. A bypass path feeds the detected common-mode signal to the plurality of transceiver circuits without isolation by the magnetic package.

In a further embodiment, an Ethernet transceiver integrated circuit is disclosed. The circuit includes a plurality of data ports operable to couple to differential physical channels that are isolated from corresponding line conductors via respective transformer circuits. A common-mode port is operable to receive a common-mode signal from a bypass path that does not interface with an isolation transformer.

In yet another embodiment, a method of providing a common-mode signal associated with one or more line conductors to an Ethernet transceiver chip is disclosed. The method includes magnetically isolating the one or more line conductors from corresponding transceiver circuits formed on the Ethernet transceiver chip; detecting a common-mode signal from at least one of the line conductors; generating a sensed common-mode signal from the detected common-mode signal; and presenting the sensed common-mode signal to the transceiver circuitry along a bypass path without magnetically isolating the sensed common-mode signal.

FIG. 3 is a block diagram illustrating one embodiment of a common-mode detection circuit that provides a common mode signal for presentation to the transceiver circuits, and avoids the use of an additional transformer channel through a magnetic package 302. The magnetic package includes a line interface that includes plural transformer circuits 304A-304D that each receive a differential signal from the “line” side of corresponding sets of twisted-pair wires associated with, for example respective physical (PHY) 10 GBASE-T Ethernet transceiver channels. The transformer circuits include respective interfaces that transfer the differential signals between the transformers and corresponding physical (PHY) transceiver circuits (such as the transceiver 400 shown in FIG. 4).

Further referring to FIG. 3, the common-mode detection circuit 300 is associated with a unique impedance termination circuit 306 in order to sense the common-mode signal associated with at least one of the differential twisted pair channels. In one embodiment, each differential twisted pair cable has a termination resistor R_T associated with it that generally matches the cable impedance. A high-voltage capacitor C provides DC isolation of the termination resistors from a chassis ground connection 310. To detect the common-mode signal, a sense impedance R_CM is provided in series with the high-voltage capacitor C between the capacitor and ground. The sense impedance R_CM is also in the AC ground path for each of the termination resistors R_T, thereby providing access to the common-mode signal. A voltage across the common-mode resistor is sensed by a common-mode bypass path 308. In one embodiment, each of the termination resistor values are 75 ohms while the common-mode resistor is 50 ohms. An exemplary value for the high-voltage capacitor is 1000 pF.

With the common-mode signal detected and placed on the bypass path 308, it may be directly fed to the PHY transceiver circuitry, thus bypassing the magnetic package 302 and avoiding the cost of a separate transformer. Alternatively, the bypass path may be routed through the magnetic package, but without the need for coupling to a separate transformer. The termination network may be included in the magnetic package, or in a line card or other structure associated with the Ethernet system.

FIG. 4 is a block diagram illustrating one example of a transceiver circuit, generally designated 400, suitable for use with the common-mode detection circuit of FIG. 3. This example is suitable for a 10 GBASE-T standard, but other different configurations and types of transceiver components can be used in other embodiments for 10 GBASE-T or for other, different communication standards. For explanatory purposes, the example shown in FIG. 4 illustrates a single transmitter path TX per channel and a single receiver path RX per channel for data. Multiple such paths or channels are provided in embodiments having multiple channels, e.g., four of the transmitter paths and the receiver data paths shown in FIG. 4 are used in the 10 GBASE-T standard, one path for each channel.

One or more processors 402 are typically included in transceiver 400, or connected to the transceiver to control various operations for transceiver components described below. In the transmitter path TX, an encoder 404 can be used to encode data desired to be transmitted in a particular desired format or standard, followed by a scrambler 406 for self-synchronized scrambling of the data to be transmitted, providing clock transitions, a statistically random power spectrum for EMI (electromagnetic interference) control, equalizer convergence, etc. A low density parity check (LDPC) encoder 408 encodes the data according to the parity check for error correction. A 128 DSQ mapper 410 (or other type of mapper) then can use a coset-partitioned constellation to map the data to symbols, and each 128-DSQ symbol is transmitted using two back-to-back PAM-16 signals (Pulse Amplitude Modulation, 16 levels). A Tomlinson-Harashima Precoding (THP) precoder 412 can then adjust the signal to assist the far-end receiver in performing signal equalization. An analog front end (AFE) for the transmitter can include a digital-to-analog converter (DAC) and driver block 414 which converts the data to analog form for transmission and transmits the data via the hybrid coupler and transformer block 416 to the channel output port.

In a receiver portion of the transceiver 400, data is received at the hybrid coupler and transformer block 416. Four data communication channels are used in a 10 GBASE-T embodiment (other amounts of channels can be used in other embodiments), and are sent to an analog front end (AFE) for the receiver which can include a variable gain amplifier (VGA) and filter 418 for filtering, and an analog-to-digital converter (A/D) 420. An equalizer block 422 can include one or more equalizers to remove inter-symbol interference (ISI). The output of the equalizer block 422 is summed with the outputs of a plurality of filters 440, 442 and 444 (described below) at adder 424, and the output of the adder can be provided to a slicer 426 which can provide an average noise level in the received signal. The signal can then be provided to a DSQ128 decoder 428, which outputs decoded data to a framer 430 that extracts frames from the received data and provides the frames to an LDPC decoder 432 which error-corrects the data. The data can then be provided to a descrambler 434 which outputs de-scrambled data to the encoder 404 for provision to a connected computer system, processor, or other device.

The filters 440, 442 and 444 are used to reduce echo and crosstalk (NEXT and FEXT) noise which may be introduced in the transmission and reception of data over one or more of the four communication channels. The filters cancel out the effect of signal echo and crosstalk from adjacent lines to achieve an acceptable bit error rate. The output of the THP precoder 412 in the transmitter portion TX is provided to the Echo canceller 440 and the NEXT canceller 442, which calculate the values for cancellation of echo and NEXT and output these values to the adder 424. Similarly, the output of ADC 420 is provided to the FEXT canceller 444, which calculates the values for cancellation of FEXT and outputs the values to the adder 424. The digital values of echo and crosstalk calculated by the filter are subtracted from the incoming noisy analog data (digitized by ADC 420) by adder 424 to provide received data on each channel with reduced noise.

The common mode signal detected by the circuit in FIG. 3 is provided to the hybrid & transformer block 416 that feeds the signal along a path 452 to an analog front end (AFE) that is dedicated to the common mode path, including a variable gain amplifier (VGA) and filter 454, and an analog to digital converter (ADC) 456. The output of the ADC 456 is provided to an alien interference canceller block 458, and fed to summing node 424.

The transceiver circuit exhibits certain signaling parameters that initially undergo a standard training sequence to achieve fully-functional nominal operation of data communication over a signaling link. The training sequence also establishes an initial clock synchronization that establishes a phase-locked condition between link partners. The nominal operation is a predefined level of operation at which parameters are at a particular target level (such as bit error rate being under a particular target rate), and for which the transceiver can transmit and receive data over the link. The full training sequence is a predefined sequence of stages or steps known by the link partners, although the boundaries of the stages can be overlapped or blurred in some embodiments. The sequence typically occurs at a predefined point of operation, such as at startup when a transceiver is powered on or is first connected to a communication link. During nominal operation, after the full training sequence, the transceiver continues to adapt parameters (i.e., a continuous adaptation) to changing characteristics of the link based on received data. In one embodiment, more fully described in copending U.S. application Ser. No. 12/551,347, filed Aug. 31, 2009, entitled Fast Retraining For Transceivers In Communication Systems, and assigned to the assignee of the present invention, the training sequence may be shortened to reduce training time.

Operation of the common mode detection circuit, in one embodiment, involves steps generally set forth in the flow diagram of FIG. 5. The method includes magnetically isolating the line conductors of the Ethernet physical channels from corresponding PHY transceiver circuits, at step 502. As explained above, this is generally performed in order to minimize the risk of CDE acting on the PHY integrated circuits due to charging of the cable to very high voltages. A common mode signal is then detected from at least one of the line conductors, at 504. A sensed common mode signal is generated from the detected common mode signal, at 506, and fed to the transceiver circuitry without magnetic isolation, at step 508. By avoiding magnetic isolation, costs associated with the magnetic isolation of the differential channels may be minimized.

FIG. 6 illustrates a further embodiment of a common mode detection circuit similar to that illustrated in FIG. 3. This embodiment includes a magnetic package 602 and a termination impedance network 604 that are similar to the magnetic package and termination impedance network of FIG. 3. However, additional circuitry that carries out a filter function is included in a bypass path 606 that carries the common mode signal.

Further referring to FIG. 6, the bypass path 606 incorporates a high-pass filter 608 in series with a low-pass filter 610 that together provide a bandpass filter characteristic. The high-pass filter includes an LC arrangement with a pair of capacitors C1 and C2 disposed in one leg of the bypass path 606 and an inductor L positioned between the capacitors and interconnecting the legs of the bypass path. The low-pass filter includes inductors L2 and L3 disposed in one leg of the bypass path, while plural capacitors C3, C4 and C5 are disposed on each end of the inductors and interconnect the bypass path legs. In one embodiment, the bandpass characteristic filters frequencies below 50 MHZ and higher than 800 MHz.

The bandpass filtering not only attenuates signals at frequencies outside the defined band, but also reduces the peak energy associated with those signals. As a result, where the risk of CDE is high, the bypassed common mode path 606 can be fed directly to the transceiver PHY's with a higher level of safety via the inclusion of the filter circuitry 608 and 610.

A further embodiment, illustrated in FIG. 7, allows for the ability to provide a power-over-ethernet capability. This involves modifying the embodiment of FIG. 6 slightly to include a bank 702 of capacitors Ca-Cd disposed between the magnetic package 602 and the termination network 603. Each of the capacitors has one end coupled in series with a corresponding termination resistor R_T, and the other end coupled to a center tap of a transformer circuit. A plurality of power paths 704a-704d are coupled to the capacitors Ca-Cd to provide respective power connections at 706 for each of the 10 GBASE-T physical channels.

In the foregoing description and in the accompanying drawings, specific terminology and drawing symbols have been set forth to provide a thorough understanding of the present invention. In some instances, the terminology and symbols may imply specific details that are not required to practice the invention. For example, any of the specific numbers of bits, signal path widths, signaling or operating frequencies, component circuits or devices and the like may be different from those described above in alternative embodiments. Also, the interconnection between circuit elements or circuit blocks shown or described as multi-conductor signal links may alternatively be single-conductor signal links, and single conductor signal links may alternatively be multi-conductor signal links. Signals and signaling paths shown or described as being single-ended may also be differential, and vice-versa. Similarly, signals described or depicted as having active-high or active-low logic levels may have opposite logic levels in alternative embodiments. Component circuitry within integrated circuit devices may be implemented using metal oxide semiconductor (MOS) technology, bipolar technology or any other technology in which logical and analog circuits may be implemented. With respect to terminology, a signal is said to be “asserted” when the signal is driven to a low or high logic state (or charged to a high logic state or discharged to a low logic state) to indicate a particular condition. Conversely, a signal is said to be “deasserted” to indicate that the signal is driven (or charged or discharged) to a state other than the asserted state (including a high or low logic state, or the floating state that may occur when the signal driving circuit is transitioned to a high impedance condition, such as an open drain or open collector condition). A signal driving circuit is said to “output” a signal to a signal receiving circuit when the signal driving circuit asserts (or deasserts, if explicitly stated or indicated by context) the signal on a signal line coupled between the signal driving and signal receiving circuits. A signal line is said to be “activated” when a signal is asserted on the signal line, and “deactivated” when the signal is deasserted. Additionally, the prefix symbol “/” attached to signal names indicates that the signal is an active low signal (i.e., the asserted state is a logic low state). A line over a signal name (e.g., ‘ <signal name>’) is also used to indicate an active low signal. The term “coupled” is used herein to express a direct connection as well as a connection through one or more intervening circuits or structures. Integrated circuit device “programming” may include, for example and without limitation, loading a control value into a register or other storage circuit within the device in response to a host instruction and thus controlling an operational aspect of the device, establishing a device configuration or controlling an operational aspect of the device through a one-time programming operation (e.g., blowing fuses within a configuration circuit during device production), and/or connecting one or more selected pins or other contact structures of the device to reference voltage lines (also referred to as strapping) to establish a particular device configuration or operation aspect of the device. The term “exemplary” is used to express an example, not a preference or requirement.

While the invention has been described with reference to specific embodiments thereof, it will be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention. For example, features or aspects of any of the embodiments may be applied, at least where practicable, in combination with any other of the embodiments or in place of counterpart features or aspects thereof. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.