Dual frequency crystal oscillator

Description

BACKGROUND

Crystal oscillators are commonly used to generate a clock signal at a very stable, precise frequency. The clock signal may be used to drive the control circuitry in a number of electronic devices, such as computing devices (e.g., desktops, laptops, tablets, disk drives, etc.) and consumer devices (e.g., cell phones, music players, video players, game players, televisions, etc.). It is desirable to improve on prior art crystal oscillators to achieve increased performance for the electronic devices in which they are employed.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows an oscillator according to an embodiment of the present invention comprising a first crystal coupled to a second crystal for generating first and second oscillating signals at different frequencies, and a DC restore circuit operable to generate a third oscillating signal comprising a substantially fifty percent duty cycle in response to the second oscillating signal.

FIG. 2 is a timing diagram that illustrates operation of the DC restore circuit according to an embodiment of the present invention.

FIG. 3 shows an embodiment of the DC restore circuit according to an embodiment of the present invention.

FIG. 4A shows a ring oscillator for generating a fast clock applied to the DC restore circuit according to an embodiment of the present invention.

FIG. 4B shows an embodiment of the DC restore circuit according to an embodiment of the present invention.

FIG. 5 shows an embodiment of the DC restore circuit according to an embodiment of the present invention.

FIG. 6 shows an embodiment of the DC restore circuit according to an embodiment of the present invention.

FIG. 7A shows a disk drive comprising control circuitry including the oscillator according to an embodiment of the present invention.

FIG. 7B shows an embodiment of the present invention wherein the first oscillating signal is used by a phase-locked loop (PLL) to generate a system clock, and the second oscillating signal is used to generate a pulse width modulated (PWM) signal for rotating the disk.

DETAILED DESCRIPTION

FIG. 1 shows an oscillator 2 according to an embodiment of the present invention comprising a first crystal 4 operable to generate a first oscillating signal 6 at a first frequency, and a second crystal 8 coupled to the first crystal and operable to generate a second oscillating signal 10 at a second frequency higher than the first frequency. The oscillator 2 further comprises a DC restore circuit 12 operable to generate a third oscillating signal 14 comprising a substantially fifty percent duty cycle in response to the second oscillating signal 10.

In one embodiment, the first crystal 4 and the second crystal 8 are fabricated in a single package 16 which may lower the pin count and associated cost. In addition, the first and second crystals 4 and 8 may exhibit similar performance characteristics, as well as a similar response to changing environmental conditions, such as changing temperature, due to the single package 16 fabrication.

In one embodiment, the second crystal 8 comprises a resonant frequency that is significantly higher than a resonant frequency of the first crystal 4, as well as a Q factor that is significantly lower than the first crystal 4. Accordingly in this embodiment the second crystal 8 acts as a bandpass filter (with a very high Q factor) for extracting a harmonic frequency component of the first oscillating signal 6, such as the 2^nd, 3^rd, 4^th, 5^th, or any suitable harmonic of the first oscillating signal 6.

In the embodiment of FIG. 1, the oscillator 2 comprises a first inverting amplifier 17 operable to generate the first oscillating signal 6, and a second inverting amplifier 18 operable to amplify the second oscillating signal 10 to generate an oscillating signal Fn′ 20 applied to the DC restore circuit 12. In one embodiment, the first amplifier 17 comprises a first DC offset and the second amplifier 18 comprises a second DC offset different from the first DC offset. As a result, the oscillating signal Fn′ 20 will have a DC offset relative to the first oscillating signal 6. In one embodiment, the DC restore circuit 12 compensates for this DC offset in order to generate the third oscillating signal 14 comprising a substantially fifty percent duty cycle.

FIG. 2 is a timing diagram that illustrates operation of the DC restore circuit 12 according to an embodiment of the present invention. The DC restore circuit 12 comprises a comparator that splits the sine wave of the oscillating signal Fn′ 20 into positive (above threshold) and negative (below threshold) components. Counters then measure the positive half cycle (T1) and the negative half cycle (T2). If the DC center point of the sine wave on capacitor Chf differs from the DC bias point of the inverting amplifier 18, these two timings will not be equal. The total difference in timing between the two halves of the waveform (T2−T1) is stored as dt. The output positive edge of the square wave 50 shown in FIG. 2 is therefore advanced by dt/2, and the negative edge is delayed by dt/2. The result is a waveform having a substantially fifty percent duty cycle. The top sine wave shown in FIG. 2 shows the case where the DC offset is negative and therefore dt/2 is positive, and the bottom sine wave shown in FIG. 2 shows the case where the DC offset is positive, and therefore dt/2 is negative.

FIG. 3 shows an embodiment of the DC restore circuit 12 wherein a D-type register 22 is clocked by a fast clock Fc 24 having a frequency significantly higher than the oscillating signal Fn′ 20. The threshold of the D-type register 22 corresponds to Vfs in FIG. 2 and establishes the DC offset in the oscillating signal Fn′ 20. When the oscillating signal Fn′ 20 rises above the threshold, a Pedge signal 26 is active which loads the output of up counter 28 into register 30, loads an output of an adder 32 into register 34, and loads a down counter 36 with the output of an adder 38. The Pedge signal 26 also clears up counter 28. When the oscillating signal Fn′ 20 falls below the threshold of the D-type register 22, a Nedge signal 40 is active which loads the output of up counter 28 into register 42, and loads a down counter 44 with the output of an adder 46. Accordingly, register 30 will store T after a full cycle of the oscillating signal Fn′ 20, and register 42 will store T1. The output of adder 32 will be (T−T1=T2) which is stored in register 34. The output of adder 48 will be (T2−T1=dt) which is divided by 2 to generate dt/2. The output of adder 46 will be (T2−dt/2), and the output of adder 38 will be (T1+dt/2). The down counter 36 will therefore count the on-time of the square wave 50 shown in FIG. 2, and the down counter 44 will count the off-time of the square wave 50 shown in FIG. 2 via an SR-type register 52. The resulting square wave 50 will have a substantially fifty percent duty cycle after compensating for the DC offset in the oscillating signal Fn′ 20.

FIG. 4A shows an embodiment of the present invention wherein the fast clock 24 applied to the DC restore circuit 12 is generated using a ring oscillator 54. FIG. 4B shows an alternative embodiment for the DC restore circuit 12 that implements the same computations as the embodiment shown in FIG. 3. In this embodiment, the Pedge signal 26 loads the output of an up counter 56 (i.e., T) into a register 58, and loads an up counter 60 with the output of register 62 divided by two (i.e., dt/2). The Pedge signal also clears the up counter 56 and an up/down counter 64 after each cycle of the oscillating signal Fn′ 20. The counting direction of the up/down counter 64 is controlled by the polarity of the oscillating signal Fn′ 20 such that the output of the up/down counter 64 after a cycle of the oscillating signal Fn′ 20 equals dt which is loaded into register 62. A comparator 66 compares the output of register 58 (i.e., T) to the output of up counter 60. When time equals T−dt/2, an SR-type register 68 is set high to time the on-time of the square wave 50. A comparator 70 compares the output of register 58 divided by two (T/2) to the output of up counter 60. When time equals T−T/2 the SR-type register 68 is set low to time the off-time of the square wave 50.

FIG. 5 shows an embodiment of the DC restore circuit 12 comprising a feedback control system that attempts to maintain the DC offset near zero by injecting a bias signal 27 into the input of amplifier 18. A duty cycle corrector 13 processes the oscillating signal Fn′ 20 and a fast clock 24 oscillating at a frequency significantly higher than the oscillating signal Fn′ 20 to detect the time delta dt 17 representing the difference in time that the oscillating signal Fn′ 20 is above and below the threshold Vfs in FIG. 2. The time delta dt 17 is accumulated 19 over N cycles of the oscillating signal Fn′ 20 as counted by a cycle counter 21 to generate an accumulated time delta 23. A bias control 25 processes the accumulated time delta 23 to generate the bias signal 27 that drives the DC offset in the oscillating signal Fn′ 20 toward zero.

FIG. 6 shows an embodiment of the DC restore circuit 12 wherein the output of the accumulator 19 is stored in a register 71 after every N cycles of the oscillating signal Fn′ 20. The value stored in the register 71 is then converted 73 into a suitable pulse width modulated (PWM) signal or a binary rate multiplier (BRM) signal 75 which drives the bias control 25 in FIG. 5. In the embodiment of FIG. 6, the PWM/BRM signal 75 controls the on/off time of a current source 79 that is coupled to a current sink 77. The end result is to supply an average amount of bias current 81 to node 83 that cancels the DC offset in the oscillating signal Fn′ 20 caused by the amplifier 18. In the embodiment of FIG. 6, a START signal 85 disables the DC restore circuit 12 (by disabling the current sink 77 and the current source 79) during a startup operation until the oscillator 2 begins oscillating normally.

FIGS. 7A and 7B show a disk drive according to an embodiment of the present invention comprising a head 72 actuated over a disk 74, and control circuitry 76 comprising a pulse width modulated (PWM) signal generator 78 operable to generate a PWM signal 80, a spindle motor 82 operable to rotate the disk 74 in response to the PWM signal 80, and a phase-locked loop (PLL) 84 operable to generate a system clock 86 used to process a read signal 88 emanating from the head 72. The PWM signal generator 78 is operable to generate the PWM signal 80 based on the first (lower frequency) oscillating signal 6 generated by the oscillator 2, and the PLL 84 is operable to generate the system clock 86 based on the second (higher frequency) oscillating signal 14 output by the oscillator 2.

In the embodiment of FIG. 7B, the control circuitry 76 comprises a suitable motor driver 90 operable to drive windings of the spindle motor 82 in response to the PWM signal 80 using any suitable commutation technique. The embodiment of FIG. 7B also shows a read signal processor 92 for processing the read signal 88 in response to the system clock 86. For example, the read signal processor 92 may comprise suitable sampling circuitry for sampling the read signal 88 based on the system clock 86, and suitable demodulation circuitry for demodulating the read signal samples into an estimated data sequence based on the system clock 86.

Any suitable control circuitry may be employed to implement the flow diagrams in the embodiments of the present invention, such as any suitable integrated circuit or circuits. For example, the control circuitry may be implemented within a read channel integrated circuit, or in a component separate from the read channel, such as a disk controller, or certain operations described above may be performed by a read channel and others by a disk controller. In one embodiment, the read channel and disk controller are implemented as separate integrated circuits, and in an alternative embodiment they are fabricated into a single integrated circuit or system on a chip (SOC). In addition, the control circuitry may include a suitable preamp circuit implemented as a separate integrated circuit, integrated into the read channel or disk controller circuit, or integrated into a SOC.

In one embodiment, the control circuitry comprises a microprocessor executing instructions, the instructions being operable to cause the microprocessor to perform the flow diagrams described herein. The instructions may be stored in any computer-readable medium. In one embodiment, they may be stored on a non-volatile semiconductor memory external to the microprocessor, or integrated with the microprocessor in a SOC. In another embodiment, the instructions are stored on the disk and read into a volatile semiconductor memory when the disk drive is powered on. In yet another embodiment, the control circuitry comprises suitable logic circuitry, such as state machine circuitry.