Patents-Review.com
ClassID:

222001 ⎘

H03K23/004 - CPC Classification

Classification description:

Pulse counters comprising counting chains; Frequency dividers comprising counting chains Counters counting in a non-natural counting order, e.g. random counters

Sub-classes:
Recent Application in this class:
#1
20240063800
2024-02-22

Hierarchical statisically multiplexed counters and a method thereof

 #2
20220158641
2022-05-19

Hierarchical statistically multiplexed counters and a method thereof

 #3
20210058087
2021-02-25

Hierarchical statistically multiplexed counters and a method thereof

 #4
20200235735
2020-07-23

Systems and methods for leveraging path delay variations in a circuit and generating error-tolerant bitstrings

 #5
20190190502
2019-06-20

Pulse counting circuit

 #6
20190089355
2019-03-21

Systems and methods for leveraging path delay variations in a circuit and generating error-tolerant bitstrings

 #7
20180323789
2018-11-08

Hierarchical statistically multiplexed counters and a method thereof

 #8
20170324403
2017-11-09

Pulse counting circuit

 #9
20160315622
2016-10-27

Hierarchical statisically multiplexed counters and a method thereof

 #10
20160204781
2016-07-14

Systems and methods for leveraging path delay variations in a circuit and generating error-tolerant bitstrings

 #11
20160170856
2016-06-16

Apparatus and method for testing randomness

 #12
20150365355
2015-12-17

Hierarchical statistically multiplexed counters and a method thereof

 #13
20150028190
2015-01-29

Counter circuit, analog-to-digital converter, and image sensor including the same and method of correlated double sampling

 #14
20140376926
2014-12-25

System and method for removing far field limitations in microwave photonic arbitrary waveform generators

 #15
20090157789
2009-06-18

Multiplicative group counter

 #16
20060181316
2006-08-17

Self-initializing frequency divider