ClassID:

221309

H03K3/02332 - CPC Classification

Classification description:

Circuits for generating electric pulses; Monostable, bistable or multistable circuits; Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback; Bistable circuits of the master-slave type

Recent Application in this class:
#1
20240297639
2024-09-05

LOW-POWER FLIP FLOP CIRCUIT

#2
20240213963
2024-06-27

PULL-UP VOLTAGE DETECTION CIRCUIT AND PULL-UP VOLTAGE DETECTION METHOD

#3
20230421160
2023-12-28

PAM-4 receiver using pattern-based clock and data recovery circuitry

#4
20230361760
2023-11-09

Flip flop and design method for integrated circuit including same

#5
20230296672
2023-09-21

Process for scan chain in a memory

#6
20230194607
2023-06-22

Scan chain for memory with reduced power consumption

#7
20230048735
2023-02-16

Low-power flip flop circuit

#8
20220329234
2022-10-13

Flip flop and design method for integrated circuit including the same

#9
20210175876
2021-06-10

LOW-POWER FLIP FLOP CIRCUIT

#10
20200313659
2020-10-01

Cell of transmission gate free circuit and integrated circuit layout including the same

#11
20200083875
2020-03-12

MASTER READ FROM SLAVE OVER PULSE-WIDTH MODULATED HALF-DUPLEX 1-WIRE BUS

#12
20190296719
2019-09-26

Low-power flip flop circuit

#13
20190173456
2019-06-06

Cell of transmission gate free circuit and integrated circuit layout including the same

#14
20180366183
2018-12-20

Fuse array and memory device

#15
20180183414
2018-06-28

Cell of transmission gate free circuit and integrated circuit and integrated circuit layout including the same

#16
20180167059
2018-06-14

Method for synchronizing commutated control circuits controlled by PWM control signals

#17
20180152175
2018-05-31

Low power flip flop circuit

#18
20110181331
2011-07-28

INTEGRATED CIRCUIT WITH LEAKAGE REDUCTION IN STATIC NETS