Inventor profile of:

Gregory M. Wright

City:

Mountain View, California

Country:

United States

Published Applications:

40

Last publication date:

2013-08-01

Top Assignees for applications by Gregory M. Wright

The entities that hold a legal rights for patent applications filed by inventor Wright Gregory M.:

Recent patent applications by Wright Gregory M.

Gregory M. Wright from Mountain View, US has applied for patents for these inventions. The list has both pending applications and granted patents:

#1 | 2013-08-01
US20130198495A1
Physics

Method and apparatus for register spill minimization

#2 | 2013-03-28
US20130080805A1
Physics

Power consumption optimized translation of object code partitioned for hardware component based on identified operations

#3 | 2013-03-21
US20130073883A1
Physics

Dynamic power optimization for computing devices

#4 | 2010-12-30
US20100333090A1
Physics

Method and apparatus for protecting translated code in a virtual machine

#5 | 2010-11-23
US10646309
-

Reducing the overhead involved in executing native code in a virtual machine through binary reoptimization

#6 | 2010-09-30
US20100250870A1
Physics

Method and apparatus for tracking enregistered memory locations

#7 | 2010-09-09
US20100228936A1
Physics

Accessing memory locations for paged memory objects in an object-addressed memory system

#8 | 2010-08-12
US20100205344A1
Physics

Unified cache structure that facilitates accessing translation table entries

#9 | 2010-08-10
US11155276
-

Method and apparatus for facilitating in-cache reference counting

#10 | 2010-06-17
US20100153776A1
Physics

USING SAFEPOINTS TO PROVIDE PRECISE EXCEPTION SEMANTICS FOR A VIRTUAL MACHINE

#11 | 2010-06-17
US20100153690A1
Physics

Using register rename maps to facilitate precise exception semantics

#12 | 2010-06-17
US20100153662A1
Physics

Facilitating gated stores without data bypass

#13 | 2010-02-18
US20100042983A1
Physics

Cross-ISA inlining in a system virtual machine

#14 | 2010-02-18
US20100042980A1
Physics

Cross-domain inlining in a system virtual machine

#15 | 2009-12-31
US20090327666A1
Physics

Method and system for hardware-based security of object references

#16 | 2009-12-31
US20090327374A1
Physics

Method and apparatus for performing concurrent garbage collection

#17 | 2009-12-17
US20090313612A1
Physics

Method and apparatus for enregistering memory locations

#18 | 2009-10-06
US11516320
-

Detecting raw hazards in an object-addressed memory hierarchy by comparing an object identifier and offset for a load instruction to object identifiers and offsets in a store queue

#19 | 2009-08-20
US20090210379A1
Physics

Dynamic multiple inheritance method dispatch data structure including an m-table size, i-table containing one or more holder addressor regions and type extension testing by frugal perfect hashing

#20 | 2009-04-02
US20090089767A1
Physics

Method and system for implementing a just-in-time compiler

#21 | 2009-04-02
US20090089537A1
Physics

APPARATUS AND METHOD FOR MEMORY ADDRESS TRANSLATION ACROSS MULTIPLE NODES

#22 | 2009-01-27
US10903169
-

Method and apparatus for maintaining an object-based write barrier to facilitate garbage-collection operations

#23 | 2008-09-02
US11098134
-

Facilitating concurrent non-transactional execution in a transactional memory system

#24 | 2008-09-02
US10849081
-

Method and system for concurrent garbage collection and mutator execution

#25 | 2008-05-29
US20080127072A1
Physics

Method and system for extending evaluation for intermediate representation interpretation

#26 | 2008-03-04
US10944172
-

Method and apparatus for using memory compression to enhance error correction

#27 | 2007-09-11
US10831415
-

Memory space management for object-based memory system

#28 | 2007-08-02
US20070180197A1
Physics

Multiprocessor system that supports both coherent and non-coherent memory accesses

#29 | 2007-07-24
US10698727
-

Method and apparatus for supporting read-only objects within an object-addressed memory hierarchy

#30 | 2007-07-17
US10335621
-

Method and apparatus for skewing a bi-directional object layout to improve cache performance

#31 | 2007-07-12
US20070162528A1
Physics

Memory management system that supports both address-referenced objects and identifier-referenced objects

#32 | 2007-07-12
US20070162527A1
Physics

Method and apparatus for facilitating mark-sweep garbage collection with reference counting

#33 | 2007-01-30
US10698728
-

Object-addressed memory hierarchy that facilitates accessing objects stored outside of main memory

#34 | 2007-01-23
US10838309
-

Avoiding inconsistencies between multiple translators in an object-addressed memory hierarchy

#35 | 2006-10-17
US10782147
-

Supporting directory-based cache coherence in an object-addressed memory hierarchy

#36 | 2006-10-10
US10826589
-

Method and system for handling queue overflow during in-cache garbage collection

#37 | 2005-09-27
US10124122
-

Locating references and roots for in-cache garbage collection

#38 | 2005-08-23
US10389629
-

Method and apparatus for avoiding cache line collisions between an object and corresponding object table entries

#39 | 2005-08-16
US10431116
-

Method and apparatus for relocating objects within an object-addressed memory hierarchy

#40 | 2005-02-22
US10072169
-

Object addressed memory hierarchy

InventorID:

157234 ⎘