Inventor profile of:

Umesh K. Mishra

City:

Montecito, California

Country:

United States

Published Applications:

62

Last publication date:

2024-12-03

Top Assignees for applications by Umesh K. Mishra

The entities that hold a legal rights for patent applications filed by inventor Mishra Umesh K.:

Recent patent applications by Mishra Umesh K.

Umesh K. Mishra from Montecito, US has applied for patents for these inventions. The list has both pending applications and granted patents:

#1 | 2024-12-03
US17114307
Electricity

High mobility group-III nitride transistors with strained channels

#2 | 2024-02-22
US20240063340A1
Electricity

METHOD FOR RELAXING SEMICONDUCTOR FILMS INCLUDING THE FABRICATION OF PSEUDO-SUBSTRATES AND FORMATION OF COMPOSITES ALLOWING THE ADDITION OF PREVIOUSLY UN-ACCESSIBLE FUNCTIONALITY OF GROUP lll-NITRIDES

#3 | 2022-12-15
US20220399475A1
Electricity

Method to control the relaxation of thick films on lattice-mismatched substrates

#4 | 2022-07-14
US20220223429A1
Electricity

N-POLAR III-N SEMICONDUCTOR DEVICE STRUCTURES

#5 | 2022-03-31
US20220102580A1
Electricity

WAFER BONDING FOR EMBEDDING ACTIVE REGIONS WITH RELAXED NANOFEATURES

#6 | 2021-12-23
US20210399121A1
Electricity

NOVEL APPROACH TO CONTROLLING LINEARITY IN N-POLAR GAN MISHEMTS

#7 | 2021-12-23
US20210399096A1
Electricity

III-N based material structures, methods, devices and circuit modules based on strain management

#8 | 2020-08-27
US20200273974A1
Electricity

III-N transistor structures with stepped cap layers

#9 | 2019-11-14
US20190348532A1
Electricity

Structure for increasing mobility in a high electron mobility transistor

#10 | 2019-06-13
US20190181329A1
Electricity

Method to achieve active p-type layer/layers in III-nitrtde epitaxial or device structures having buried p-type layers

#11 | 2018-01-11
US20180013035A1
Electricity

Technique for the growth and fabrication of semipolar (Ga,Al,In,B)N thin films, heterostructures, and devices

#12 | 2016-06-09
US20160163846A1
Electricity

METALORGANIC CHEMICAL VAPOR DEPOSITION OF OXIDE DIELECTRICS ON N-POLAR III-NITRIDE SEMICONDUCTORS WITH HIGH INTERFACE QUALITY AND TUNABLE FIXED INTERFACE CHARGE

#13 | 2016-03-17
US20160079738A1
Electricity

Technique for the growth and fabrication of semipolar (Ga,Al,In,B)N thin films, heterostructures, and devices

#14 | 2015-10-15
US20150294960A1
Electricity

Interdigitated multiple pixel arrays of light-emitting devices

#15 | 2015-07-16
US20150200286A1
Electricity

Metalorganic chemical vapor deposition of oxide dielectrics on N-polar III-nitride semiconductors with high interface quality and tunable fixed interface charge

#16 | 2015-05-21
US20150137137A1
Electricity

Current aperture vertical electron transistors with ammonia molecular beam epitaxy grown p-type gallium nitride as a current blocking layer

#17 | 2015-03-19
US20150076533A1
Electricity

Interdigitated multiple pixel arrays of light-emitting devices

#18 | 2014-12-18
US20140367698A1
Electricity

Method of controlling stress in group-III nitride films deposited on substrates

#19 | 2014-10-09
US20140299900A1
Electricity

Interdigitated multiple pixel arrays of light-emitting devices

#20 | 2014-07-31
US20140211820A1
Electricity

Technique for the growth and fabrication of semipolar (Ga,Al,In,B)N thin films, heterostructures, and devices

#21 | 2013-11-21
US20130307027A1
Electricity

Method for heteroepitaxial growth of high channel conductivity and high breakdown voltage nitrogen polar high electron mobility transistors

#22 | 2013-10-10
US20130264540A1
Electricity

Fabrication of nonpolar indium gallium nitride thin films, heterostructures, and devices by metalorganic chemical vapor deposition

#23 | 2013-01-17
US20130015760A1
Electricity

Interdigitated multiple pixel arrays of light-emitting devices

#24 | 2012-12-20
US20120319127A1
Electricity

Current aperture vertical electron transistors with ammonia molecular beam epitaxy grown P-type gallium nitride as a current blocking layer

#25 | 2012-08-16
US20120205623A1
Chemistry; metallurgy

NON-POLAR (Al,B,In,Ga)N QUANTUM WELL AND HETEROSTRUCTURE MATERIALS AND DEVICES

#26 | 2012-08-02
US20120193638A1
Chemistry; metallurgy

Method for heteroepitaxial growth of high-quality N-face gallium nitride, indium nitride, and aluminum nitride and their alloys by metal organic chemical vapor deposition

#27 | 2012-07-19
US20120180868A1
Electricity

III-NITRIDE FLIP-CHIP SOLAR CELLS

#28 | 2012-05-03
US20120104411A1
Electricity

TEXTURED III-V SEMICONDUCTOR

#29 | 2012-04-19
US20120091467A1
Electricity

In-situ defect reduction techniques for nonpolar and semipolar (Al, Ga, In)N

#30 | 2012-03-22
US20120068191A1
Electricity

Method of controlling stress in group-III nitride films deposited on substrates

#31 | 2011-08-25
US20110204329A1
Chemistry; metallurgy

Non-polar (Al,B,In,Ga)N quantum well and heterostructure materials and devices

#32 | 2011-07-14
US20110169050A1
Electricity

Method using low temperature wafer bonding to fabricate transistors with heterojunctions of Si(Ge) to III-N materials

#33 | 2011-06-30
US20110156572A1
Electricity

Interdigitated multiple pixel arrays of light-emitting devices

#34 | 2011-05-12
US20110108886A1
Electricity

Field-effect transistor with compositionally graded nitride layer on a silicaon substrate

#35 | 2011-03-17
US20110062449A1
Electricity

Technique for the growth and fabrication of semipolar (Ga,Al,In,B)N thin films, heterostructures, and devices

#36 | 2011-03-10
US20110057198A1
Electricity

TECHNIQUE FOR DEVELOPMENT OF HIGH CURRENT DENSITY HETEROJUNCTION FIELD EFFECT TRANSISTORS BASED ON (10-10)-PLANE GaN BY DELTA-DOPING

#37 | 2011-02-24
US20110044364A1
Electricity

STRUCTURE AND METHOD FOR ACHIEVING SELECTIVE ETCHING IN (Ga,Al,In,B)N LASER DIODES

#38 | 2011-01-27
US20110018062A1
Electricity

Fabrication of single or multiple gate field plates

#39 | 2010-09-09
US20100224860A1
Electricity

High efficiency LEDs with tunnel junctions

#40 | 2010-08-05
US20100193911A1
Electricity

In-situ defect reduction techniques for nonpolar and semipolar (Al, Ga, In)N

#41 | 2010-05-06
US20100109018A1
Chemistry; metallurgy

METHOD OF FABRICATING SEMI-INSULATING GALLIUM NITRIDE USING AN ALUMINUM GALLIUM NITRIDE BLOCKING LAYER

#42 | 2009-10-01
US20090246944A1
Chemistry; metallurgy

Method for heteroepitaxial growth of high-quality N-face GaN, InN, and AlN and their alloys by metal organic chemical vapor deposition

#43 | 2009-09-17
US20090230411A1
Electricity

Interdigitated multiple pixel arrays of light-emitting devices

#44 | 2009-09-03
US20090218599A1
Electricity

Polarization-induced barriers for N-face nitride-based electronics

#45 | 2009-06-11
US20090146162A1
Electricity

Fabrication of nonpolar indium gallium nitride thin films, heterostructures and devices by metalorganic chemical vapor deposition

#46 | 2009-04-02
US20090085065A1
Electricity

METHOD TO FABRICATE III-N SEMICONDUCTOR DEVICES ON THE N-FACE OF LAYERS WHICH ARE GROWN IN THE III-FACE DIRECTION USING WAFER BONDING AND SUBSTRATE REMOVAL

#47 | 2008-12-18
US20080308813A1
Electricity

HIGH BREAKDOWN ENHANCEMENT MODE GALLIUM NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTORS WITH INTEGRATED SLANT FIELD PLATE

#48 | 2008-12-04
US20080296618A1
Electricity

P-GaN/AlGaN/AlN/GaN enhancement-mode field effect transistor

#49 | 2008-12-04
US20080296617A1
Electricity

METHOD USING LOW TEMPERATURE WAFER BONDING TO FABRICATE TRANSISTORS WITH HETEROJUNCTIONS OF Si(Ge) TO III-N MATERIALS

#50 | 2008-11-13
US20080277682A1
Electricity

DUAL SURFACE-ROUGHENED N-FACE HIGH-BRIGHTNESS LED

#51 | 2008-10-23
US20080258150A1
Electricity

METHOD TO FABRICATE III-N FIELD EFFECT TRANSISTORS USING ION IMPLANTATION WITH REDUCED DOPANT ACTIVATION AND DAMAGE RECOVERY TEMPERATURE

#52 | 2008-10-02
US20080237640A1
Electricity

N-face high electron mobility transistors with low buffer leakage and low parasitic resistance

#53 | 2008-05-22
US20080116080A1
Chemistry; metallurgy

Gated electrodes for electrolysis and electrosynthesis

#54 | 2008-05-15
US20080111144A1
Electricity

LIGHT EMITTING DIODE AND LASER DIODE USING N-FACE GaN, InN, AND AlN AND THEIR ALLOYS

#55 | 2008-04-03
US20080078439A1
Electricity

POLARIZATION-INDUCED TUNNEL JUNCTION

#56 | 2007-11-22
US20070267654A1
Electricity

In-situ defect reduction techniques for nonpolar and semipolar (Al, Ga, In)N

#57 | 2007-09-27
US20070224710A1
Electricity

Methods to shape the electric field in electron devices, passivate dislocations and point defects, and enhance the luminescence efficiency of optical devices

#58 | 2007-08-23
US20070194330A1
Electricity

High efficiency LED with tunnel junction layer

#59 | 2007-08-23
US20070194300A1
Electricity

Low resistance tunnel junctions in wide band gap materials and method of making same

#60 | 2007-05-17
US20070111488A1
Electricity

Fabrication of nonpolar indium gallium nitride thin films, heterostructures and devices by metalorganic chemical vapor deposition

#61 | 2006-10-19
US20060231860A1
Electricity

Polarization-doped field effect transistors (POLFETS) and materials and methods for making the same

#62 | 2006-05-04
US20060091786A1
Electricity

Interdigitated multi-pixel arrays for the fabrication of light-emitting devices with very low series-resistances and improved heat-sinking

InventorID:

37296 ⎘