Patent application title:

Lead-frame method and assembly for interconnecting circuits within a circuit module

Publication number:

-

Publication date:
Application number:

11/035,239

Filed date:

2005-01-13

โœ… Patent granted

Patent number:

US 7,176,062 B1

Grant date:

2007-02-13

PCT filing:

-

PCT publication:

-

Examiner:

Luan Thai

Adjusted expiration:

2025-03-31

Abstract:

A lead-frame method and assembly for interconnecting circuits within a circuit module allows a circuit module to be fabricated without a circuit board substrate. Integrated circuit dies are attached to a metal lead-frame assembly and the die interconnects are wire-bonded to interconnect points on the lead-frame assembly. An extension of the lead-frame assembly out of the circuit interconnect plane provides external electrical contacts for connection of the circuit module to a socket.

Inventors:

Assignee:

Interested in similar patents?

Get notified when new applications in this technology area are published.

Classification:

H01L21/50 IPC

Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof; Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups ย -ย , e.g. sealing of a cap to a base of a container

H01L21/48 IPC

Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof; Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups -

H01L21/44 IPC

Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof; Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups, , , and with or without impurities, e.g. doping materials Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups ย -ย 

H01L23/02 IPC

Details of semiconductor or other solid state devices Containers; Seals

H01L23/52 IPC

Details of semiconductor or other solid state devices Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames

H01L23/495 IPC

Details of semiconductor or other solid state devices; Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered constructions Lead-frames or other flat leads

Description

RELATED APPLICATION

The present application is a divisional of U.S. application Ser. No. 09/956,190 entitled LEAD-FRAME METHOD AND ASSEMBLY FOR INTERCONNECTING CIRCUITS WITHIN A CIRCUIT MODULE filed Sep. 19, 2001 now U.S. Pat. No. 6,900,527.

FIELD OF THE INVENTION

The present invention relates generally to circuit modules, and more specifically, to a method and assembly for interconnecting circuits within a circuit module.

BACKGROUND OF THE INVENTION

Circuit modules or cards are increasing in use to provide storage and other electronic functions for devices such as digital cameras, personal computing devices and personal digital assistants (PDAs). New uses for circuit modules include multimedia cards and secure digital cards.

Typically, circuit modules contain multiple integrated circuit devices or โ€œdiesโ€. The dies are interconnected using a circuit board substrate, which adds to the weight, thickness and complexity of the module. Circuit modules also have electrical contacts for providing an external interface to the insertion point or socket, and these electrical contacts are typically circuit areas on the backside of the circuit board substrate, and the connection to the dies are provided through vias through the circuit board substrate. Producing vias in the substrate adds several process steps to the fabrication of the circuit board substrate, with consequent additional costs.

Therefore, it would be desirable to provide a method and assembly for interconnecting circuits within modules that require no circuit board substrate.

SUMMARY OF THE INVENTION

A circuit module assembly and method for interconnecting circuits within modules to provide a circuit module that may be fabricated without a circuit board substrate. A lead-frame assembly is connected to one or more dies and external contacts may be provided by an extension of the lead-frame assembly out of the plane of the die interconnect.

The present invention is best understood by reference to the following detailed description when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a pictorial diagram depicting a top view and FIG. 1B is a pictorial diagram depicting a cross section of a prior art circuit module;

FIG. 2A is a pictorial diagram depicting a top view and FIG. 2B is a pictorial diagram depicting a cross section of a lead-frame in accordance with an embodiment of the invention; and

FIG. 3A is a pictorial diagram depicting a top view and FIG. 3B is a pictorial diagram depicting a cross section of a circuit module in accordance with an embodiment of the invention.

Common reference numerals are used throughout the drawings and detailed description to indicate like elements.

DETAILED DESCRIPTION

Referring now to the figures and in particular to FIG. 1A a top view of a prior art circuit module 10 is depicted. Circuit module 10 is depicted as a circuit module as used in various multimedia card memory applications. The present invention is also applicable to cards and modules having other outlines such as secure digital cards and to peripheral device cards (I/O cards), as well.

A carrier 14 to which the integrated circuit dies 12 are attached and circuit contacts 13 are included on the bottom side, is covered by a cover 11 that is bonded to carrier 14. The circuit module housing may be completely formed from an encapsulant, or the circuit may be encapsulated and a lid 19 applied over the encapsulant. Dies 12 are coupled to each other and to circuit contacts 13 by circuit traces 16, which are typically etched from a metal layer on the top of carrier 14. Circuit contacts 13 are coupled by means of plated-through holes 15 that pass through carrier 14. The bottom side of carrier 14 is also typically etched from a metal layer on the bottom side forming electrical contacts 13 that are generally plated with a corrosion resistant material such as gold and circuit contacts 13 connect on the bottom side of carrier 14 to plated-through holes 15 by circuit traces on the bottom side of carrier 14. Circuit traces 16 include wire bonding areas 17 that may also be plated, permitting a wire bonding apparatus to electrically couple dies 12 by wires 18.

Referring now to FIG. 1B, a cross section end view of circuit module 10 is depicted. Dies 12 are covered by cover 11 and are bonded to carrier 14. Circuit contacts 13 are disposed on the bottom side of carrier 14 to provide electrical connections to the external circuits via a socket in which circuit module 10 is inserted.

The present invention provides a circuit module that does not require a separate carrier, wherein the circuit paths between dies 12 and electrical contacts 13 are provided by a conductive lead-frame to which dies 12 are bonded and an encapsulant applied surrounding the lead-frame to provide support and electrical insulation.

Referring now to FIG. 2A, a top view of a lead-frame 20 in accordance with an embodiment of the invention is depicted. Circuit traces 16A are supported by a dam bar 22 that surrounds the periphery of the lead-frame, providing rigidity during the fabrication and integration processes. Lead-frame 20 is generally stamped from a metal, such as copper, and integrated circuit dies are bonded to lead-frame in die bonding areas 21. Wire bonding pads 17A are provided on circuit traces 16A to permit attachment of wires from dies to the lead-frame. The lead-frame is then encapsulated and portions of dam bar 22 are cut, resulting in electrical isolation of circuit traces 16A, after mechanical rigidity has been provided by the encapsulant.

In addition or in alternative to wire bonding pads 17A, pads may be included for attachment of surface mounted passive components by soldering or conductive adhesive attachment, and pad grids may be included for attachment of pre-packaged integrated circuits.

Referring now to FIG. 2B, a cross-section side view of lead-frame 20 is depicted. Dam bar 22 is shown at ends of the lead-frame and is cut-away along the sides in the figure to illustrate that circuit traces 17A are a half-thickness of metal with respect to dam bar 22. This half-thickness may be produced by etching the bottom side of lead-frame after applying an etchant resistant coating to dam bar and circuit contacts 13A. Circuit contacts 13A are also partially a half-thickness of metal, produced by etching the top side of lead-frame after applying an etchant resistive coating to circuit traces 16A and dam bar 22. The etching of both sides of lead-frame 20 results in a circuit that has circuit contacts 13A disposed as an extension out of the plane of circuit traces 16A, while the full thickness portion of the electrical contacts/circuit trace combination produces a continuous conductive and mechanically rigid connection from circuit traces 16A to circuit contacts 13A. Thus, encapsulant may be applied beneath circuit traces and the circuit contact 13A surfaces may protrude from the encapsulant, providing an interface connection external to a circuit module.

As an alternative, circuit contacts 13A may be fabricated in the same plane as circuit traces 16A and additional length supplied so that the circuit traces may be bent to provide an extension out of the plane of circuit traces 16A so that circuit contacts 13A may protrude from an encapsulant applied beneath lead-frame 20.

The illustrative embodiments herein depict an etched lead-frame, but lead-frames may also be stamped in accordance with an embodiment of the present invention. The alternative embodiment depicted, wherein circuit traces are bent to provide circuit contacts especially lends itself to stamping, because the circuit traces may be formed and bent in a single stamping operation.

Referring now to FIG. 3A, a top view of a circuit module 30, in accordance with an embodiment of the invention is depicted. The depiction shows the internal features after dies 12 have been bonded to lead-frame 20, an encapsulant cover 11A applied and the dam bar 22 is singulated from circuit module 30. The resulting circuit module 30 has circuit traces 16A that are isolated (but supported by the encapsulant) and wires 18 have been bonded from dies 12 to bonding pads 17A. Circuit contacts 13A are located at the bottom surface of encapsulant cover 11A and protrude from or are conformal to the bottom surface to provide an external electrical connection.

Referring now to FIG. 3B, a cross-section end view of a circuit module 30, in accordance with an embodiment of the invention is depicted. The plane of circuit traces 16A adjacent to the plane of electrical contacts 13A may be seen from the figure. Die 12 is shown as mounted above the plane of circuit traces 16A, but a mounting within the plane of circuit traces is also possible. Additionally, circuit contacts 13A may be attached using plating techniques to attach to circuit traces 16A rather than including the circuit contacts within the lead-frame.

This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material and manufacturing process may be implemented by one of skill in the art in view of this disclosure.

Claims

What is claimed is:

1. A method of fabricating a memory card, comprising the steps of:

a) providing a lead-frame carrier having opposed top and bottom sides, a plurality of contacts, and a plurality of traces;

b) etching the lead-frame carrier in a manner wherein each of the traces defines a bottom trace surface, each of the contacts defines opposed top and bottom contact surfaces, the bottom trace surfaces and the bottom contact surfaces extend along respective ones of spaced, generally parallel planes, and the bottom trace surfaces and the top contact surfaces extend in generally co-planar relation to each other;

c) attaching an integrated circuit die to the lead-frame carrier;

d) electrically connecting the integrated circuit die to at least one of the traces; and

e) partially encapsulating the lead-frame carrier and the integrated circuit die with an encapsulation such that the bottom contact surfaces are exposed in a bottom surface defined by the encapsulation.

2. The method of claim 1 wherein:

step (a) comprises providing a lead-frame carrier which includes at least one die bonding area; and

step (c) comprises attaching the integrated circuit die to the die bonding area.

3. The method of claim 2 wherein:

step (a) comprises providing a lead-frame carrier wherein the die bonding area defines opposed top and bottom die bonding area surfaces and each of the traces further defines a top trace surface; and

step (c) comprises attaching the integrated circuit die to the top die bonding area surface of the die bonding area.

4. The method of claim 3 wherein step (a) comprises providing a lead-frame carrier wherein the top die bonding area surface and the bottom contact surfaces extend along respective ones of spaced, generally parallel planes.

5. The method of claim 3 wherein step (a) comprises providing a lead-frame carrier wherein the top trace surfaces and the top bonding pad area surface extend in generally co-planar relation to each other.

6. The method of claim 1 wherein step (b) comprises applying an etchant to prescribed areas of the top and bottom sides of the lead-frame carrier.

7. The method of claim 1 wherein step (e) comprises forming the encapsulation such that the top contact surfaces and the bottom trace surfaces are covered thereby.

8. The method of claim 1 wherein:

step (a) comprises providing a lead-frame carrier wherein each of the traces includes a bonding pad formed thereon; and

step (d) comprises electrically connecting the integrated circuit die to respective ones of the bonding pads through the use of a plurality of conductive wires.

9. The method of claim 1 wherein:

step (a) comprises providing a lead-frame carrier wherein each of the contacts is connected to a dambar of the lead-frame carrier; and

step (e) comprises forming the encapsulation such that the dambar protrudes therefrom.

10. The method of claim 9 further comprising the step of:

f) removing the dambar from the lead-frame carrier to facilitate the electrical isolation of the contacts from each other.

11. A method of fabricating a memory card, comprising the steps of:

a) providing a lead-frame carrier having opposed top and bottom sides, at least two die bonding areas, a plurality of contacts which each define a bottom contact surface, and a plurality of traces which each define a bottom trace surface, at least one of the traces being sized to extend along both of the at least two die bonding areas;

b) bending the traces in a manner wherein the bottom contact surfaces and portions of each of the bottom trace surfaces extend along respective ones of spaced, generally parallel planes;

c) attaching an integrated circuit die to each of the die bonding areas of the lead-frame carrier;

d) electrically connecting each of the integrated circuit dies to at least one of the traces; and

e) partially encapsulating the lead-frame carrier and the integrated circuit dies with an encapsulation such that the bottom contact surfaces are exposed in a bottom surface defined by the encapsulation.

12. The method of claim 11 wherein:

step (a) comprises providing a lead-frame carrier wherein one of the contacts is laterally offset relative to the remainder of the contacts which are arranged in a generally straight row; and

step (e) comprises forming the encapsulation to define a chamfered surface which is disposed adjacent the one of the contacts which is laterally offset relative to the remainder of the contacts.

13. The method of claim 11 wherein:

step (a) comprises providing a lead-frame carrier wherein each of the die bonding areas defines opposed top and bottom die bonding area surfaces; and

step (c) comprises attaching each of the integrated circuit dies to the top die bonding area surface of a respective one of the die bonding areas.

14. The method of claim 13 wherein step (b) comprises bending the traces such that the bottom die bonding area surfaces and the bottom contact surfaces extend along respective ones of spaced, generally parallel planes.

15. The method of claim 11 wherein:

step (a) comprises providing a lead-frame carrier wherein each of the contacts further defines a top contact surface and each of the traces further defines a top trace surface; and

step (e) comprises forming the encapsulation such that the top contact surfaces and the top and bottom trace surfaces are covered thereby.

16. The method of claim 11 wherein:

step (a) comprises providing a lead-frame carrier wherein each of the traces includes a bonding pad formed thereon; and

step (d) comprises electrically connecting each of the integrated circuit dies to respective ones of the bonding pads through the use of a plurality of conductive wires.

17. The method of claim 16 wherein step (a) comprises providing a lead-frame carrier wherein the bonding pad extends laterally from the at least one trace which is sized to extend along both of the at least two die bonding areas.

18. The method of claim 11 wherein:

step (a) comprises providing a lead-frame carrier wherein each of the contacts is connected to a dambar of the lead-frame carrier; and

step (e) comprises forming the encapsulation such that the dambar protrudes therefrom.

19. The method of claim 18 further comprising the step of:

f) removing the dambar from the lead-frame carrier to facilitate the electrical isolation of the contacts from each other.

20. A method of fabricating a memory card, comprising the steps of:

a) providing a lead-frame carrier having opposed top and bottom sides, a plurality of contacts, and a plurality of traces;

b) etching the lead-frame carrier in a manner wherein each of the traces defines a bottom trace surface, each of the contacts defines opposed top and bottom contact surfaces, and the bottom trace surfaces and the bottom contact surfaces extend along respective ones of spaced, generally parallel planes;

c) attaching an integrated circuit die to the lead-frame carrier;

d) electrically connecting the integrated circuit die to at least one of the traces; and

e) partially encapsulating the lead-frame carrier and the integrated circuit die with an encapsulation such that the bottom contact surfaces are exposed in a bottom surface defined by the encapsulation, and the top contact surfaces and the bottom trace surfaces are covered by the encapsulation.

Resources

Images & Drawings included:

Sources:

Similar patent applications:

Recent applications in this class:

Recent applications for this Assignee: