🔗 Permalink

Inventor profile of:

Hans Eberle

City:

Mountain View, California

Country:

United States

Published Applications:

Last publication date:

2023-08-17

Top Assignees for applications by Hans Eberle

The entities that hold a legal rights for patent applications filed by inventor Eberle Hans:

SUN MICROSYSTEMS, INC. 9 Santa Clara, CA United States
NVIDIA Corp. 5 Santa Clara, CA United States
ORACLE INTERNATIONAL CORPORATION 4 Redwood City, CA United States
Sun Microsystems, Inc. 4 Palo Alto, CA United States
ORACLE INTERNATIONAL CORPORATION 4 Redwood Shores, CA United States
Oracle America, Inc. 4 Redwood City, CA United States
Sun Microsystems, Inc. 1 Sunnyvale, CA United States
Oracle America, Inc. 1 Redwood Shores, CA United States

Recent patent applications by Eberle Hans

Hans Eberle from Mountain View, US has applied for patents for these inventions. The list has both pending applications and granted patents:

#1 | 2023-08-17

US20230261794A1

Electricity

Transceiver system with end-to-end reliability and ordering protocols

#2 | 2022-03-24

US20220095017A1

Electricity

SCALABLE LIGHT-WEIGHT PROTOCOLS FOR WIRE-SPEED PACKET ORDERING

#3 | 2020-11-26

US20200374594A1

Electricity

Scalable light-weight protocols for wire-speed packet ordering

#4 | 2020-11-26

US20200374593A1

Electricity

Scalable light-weight protocols for wire-speed packet ordering

#5 | 2020-05-07

US20200145725A1

Electricity

Scalable light-weight protocols for wire-speed packet ordering

#6 | 2017-07-13

US20170199722A1

Physics

Zero-delay compression FIFO buffer

#7 | 2016-11-17

US20160337252A1

Electricity

Rate limiter for a message gateway

#8 | 2016-11-10

US20160330109A1

Electricity

Triggered-actions network processor

#9 | 2015-07-09

US20150193414A1

Physics

Using annotations to extract parameters from messages

#10 | 2015-07-09

US20150193233A1

Physics

Using a single-instruction processor to process messages

#11 | 2012-07-03

US10789311

Method and apparatus for implementing processor instructions for accelerating public-key cryptography

#12 | 2012-06-05

US10626420

Method and apparatus for implementing processor instructions for accelerating public-key cryptography

#13 | 2009-07-14

US10840849

Method and apparatus for wirelessly testing field-replaceable units (FRUs)

#14 | 2009-03-24

US10387007

Hardware accelerator for elliptic curve cryptography

#15 | 2009-03-12

US20090067619A1

Physics

Modular multiplier

#16 | 2008-12-02

US10387009

Modular multiplier

#17 | 2008-09-04

US20080215658A1

Physics

Generic implementations of elliptic curve cryptography using partial reduction

#18 | 2008-04-01

US10080135

Method and apparatus for speculative arbitration

#19 | 2008-03-18

US10387008

Generic modular multiplier using partial reduction

#20 | 2008-02-05

US10166874

Prefetching techniques for network interfaces

#21 | 2007-07-03

US10387104

Generic implementations of elliptic curve cryptography using partial reduction

#22 | 2006-06-20

US9540731

Method and apparatus for a pipelined network

#23 | 2006-06-13

US9540779

Data network with independent transmission channels

#24 | 2006-06-01

US20060114848A1

Electricity

Reliable multicast using merged acknowledgements

#25 | 2006-03-28

US9714341

Prescheduling arbitrated resources

#26 | 2006-02-28

US9621031

Distributed least choice first arbiter

#27 | 2006-01-24

US9659106

Reliable multicast using merged acknowledgements

#28 | 2005-12-13

US9540730

Switched network for low latency communication

#29 | 2005-04-19

US9540729

Least choice first arbiter

InventorID:

1221777 ⎘